X
Category:
Modeling, Analysis and Optimization of
Modeling, Analysis and Optimization of

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures (Lecture Notes in Electrical Engineering, 184)

Product ID : 35243168


Galleon Product ID 35243168
Shipping Weight 6.47 lbs
I think this is wrong?
Model
Manufacturer Springer
Shipping Dimension 9.25 x 6.1 x 0.43 inches
I think this is wrong?
-
Save 19%
Before ₱ 13,260
10,689

*Price and Stocks may change without prior notice
*Packaging of actual item may differ from photo shown
  • Electrical items MAY be 110 volts.
  • 7 Day Return Policy
  • All products are genuine and original
  • Cash On Delivery/Cash Upon Pickup Available

Pay with

About Modeling, Analysis And Optimization Of

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures. In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.